Inventors list |
Agents list |
Assignees list |
List by place |
Classification tree browser |
Top 100 Inventors |
Top 100 Agents |
Top 100 Assignees |
IBM CORPORATION;ROCHESTER IP LAW DEPT 917
ROCHESTER, MN US
1. 20110029807 IMPLEMENTING ENHANCED MEMORY RELIABILITY USING MEMORY SCRUB OPERATIONS 02-03-20112. 20110008994 IMPLEMENTING ENHANCED CONNECTOR GUIDE BLOCK STRUCTURES FOR ROBUST SMT ASSEMBLY 01-13-2011
3. 20100311275 IMPLEMENTING ADAPTABLE THREE PHASE MODULAR LINE FILTERING 12-09-2010
4. 20100306494 DYNAMICALLY ALLOCATING LIMITED SYSTEM MEMORY FOR DMA AMONG MULTIPLE ADAPTERS 12-02-2010
5. 20100290508 Implementing Single Line Asynchronous Dual Watchdog Communication for ESD Immunity 11-18-2010
6. 20100277182 Implementing A Coded Time Domain Transmission Distance Meter 11-04-2010
7. 20100271046 IMPLEMENTING AT-SPEED WAFER FINAL TEST (WFT) WITH COMPLETE CHIP COVERAGE 10-28-2010
8. 20100270682 Implementing Vertical Airgap Structures Between Chip Metal Layers 10-28-2010
9. 20100269100 IMPLEMENTING INTEGRATED DOCUMENTATION AND APPLICATION TESTING 10-21-2010
10. 20100251029 IMPLEMENTING SELF-OPTIMIZING IPL DIAGNOSTIC MODE 09-30-2010
11. 20100248506 Implementing Enhanced Solder Joint Robustness for SMT Pad Structure 09-30-2010
12. 20100232248 Implementing eFuse Resistance Determination Before Initiating eFuse Blow 09-16-2010
13. 20100225380 Implementing Tamper Resistant Integrated Circuit Chips 09-09-2010
14. 20100218055 Implementing Enhanced Array Access Time Tracking With Logic Built in Self Test of Dynamic Memory and Random Logic 08-26-2010
15. 20100214859 Implementing Boosted Wordline Voltage in Memories 08-26-2010
16. 20100207182 Implementing Variable Threshold Voltage Transistors 08-19-2010
17. 20100194437 Implementing CML Multiplexer Load Balancing 08-05-2010
18. 20100188888 Implementing Enhanced Dual Mode SRAM Performance Screen Ring Oscillator 07-29-2010
19. 20100188886 Implementing Enhanced SRAM Stability and Enhanced Chip Yield With Configurable Wordline Voltage Levels 07-29-2010
20. 20100187525 IMPLEMENTING TAMPER EVIDENT AND RESISTANT DETECTION THROUGH MODULATION OF CAPACITANCE 07-29-2010
21. 20100156466 Implementing Power Savings in HSS Clock-Gating Circuit 06-24-2010
22. 20100118621 Implementing Variation Tolerant Memory Array Signal Timing 05-13-2010
23. 20100095177 Implementing Diagnosis of Transitional Scan Chain Defects Using LBIST Test Patterns 04-15-2010
24. 20100095169 Implementing Isolation of VLSI Scan Chain Using ABIST Test Patterns 04-15-2010
25. 20100091440 Implementing Locational Fit Hex Torque Pattern with Low Stress Micro Planes 04-15-2010
26. 20100067319 Implementing Precise Resistance Measurement for 2D Array Efuse Bit Cell Using Differential Sense Amplifier, Balanced Bitlines, and Programmable Reference Resistor 03-18-2010
27. 20100046278 Implementing Local Evaluation of Domino Read SRAM With Enhanced SRAM Cell Stability and Enhanced Area Usage 02-25-2010
28. 20100046277 Implementing Local Evaluation of Domino Read SRAM With Enhanced SRAM Cell Stability 02-25-2010
29. 20100032799 Implementing Decoupling Capacitors With Hot-Spot Thermal Reduction on Integrated Circuit Chips 02-11-2010
30. 20100019824 Low Power Level Shifting Latch Circuits With Gated Feedback for High Speed Integrated Circuits 01-28-2010
31. 20100019385 Implementing Reduced Hot-Spot Thermal Effects for SOI Circuits 01-28-2010
32. 20090328023 IMPLEMENTING OPTIMIZED INSTALLS AROUND PRE-INSTALL AND POST-INSTALL ACTIONS 12-31-2009
33. 20090327562 Implementing Bus Interface Calibration for Enhanced Bus Interface Initialization Time 12-31-2009
34. 20090306815 Enhanced Speed Sorting of Microprocessors at Wafer Test 12-10-2009
35. 20090302904 Phase Frequency Detector Circuit for Implementing Low PLL Phase Noise and Low Phase Error 12-10-2009
36. 20090300411 Implementing Redundant Memory Access Using Multiple Controllers for Memory System 12-03-2009
37. 20090300291 Implementing Cache Coherency and Reduced Latency Using Multiple Controllers for Memory System 12-03-2009
38. 20090293024 Detecting Circuit Design Limitations and Stresses Via Enhanced Waveform and Schematic Display 11-26-2009
39. 20090276393 Implementing Aggregation Combination Using Aggregate Depth Lists and Cube Aggregation Conversion to Rollup Aggregation for Optimizing Query Processing 11-05-2009
40. 20090248764 Implementing Dynamic Processor Allocation Based Upon Data Density 10-01-2009
41. 20090222859 METHOD, APPARATUS, AND COMPUTER PROGRAM PRODUCT FOR IMPLEMENTING AUTOMATIC UPDATE OF TIME SHIFT CONTENT 09-03-2009
42. 20090212850 Method and Circuit for Implementing Efuse Resistance Screening 08-27-2009
43. 20090210761 AC Scan Diagnostic Method and Apparatus Utilizing Functional Architecture Verification Patterns 08-20-2009
44. 20090210633 Method and Apparatus for Eliminating Silent Store Invalidation Propagation in Shared Memory Cache Coherency Protocols 08-20-2009
45. 20090201756 Method and Circuit for Implementing Enhanced Efuse Sense Circuit 08-13-2009
46. 20090201074 Method and Circuit for Implementing Efuse Sense Amplifier Verification 08-13-2009
47. 20090189635 METHOD AND APPARATUS FOR IMPLEMENTING REDUCED COUPLING EFFECTS ON SINGLE ENDED CLOCKS 07-30-2009
48. 20090187695 HANDLING CONCURRENT ADDRESS TRANSLATION CACHE MISSES AND HITS UNDER THOSE MISSES WHILE MAINTAINING COMMAND ORDER 07-23-2009
49. 20090185435 Method and Circuit for Implementing Enhanced SRAM Write and Read Performance Ring Oscillator 07-23-2009
50. 20090183044 Method and circuit for implementing enhanced LBIST testing of paths including arrays 07-16-2009
51. 20090179680 METHOD AND APPARATUS FOR IMPLEMENTING BALANCED CLOCK DISTRIBUTION NETWORKS ON ASICS WITH VOLTAGE ISLANDS FUNCTIONING AT MULTIPLE OPERATING POINTS OF VOLTAGE AND TEMPERATURE 07-16-2009
52. 20090175106 APPARATUS FOR IMPLEMENTING EFUSE SENSE AMPLIFIER TESTING WITHOUT BLOWING THE EFUSE 07-09-2009
53. 20090174457 IMPLEMENTING LOW POWER LEVEL SHIFTER FOR HIGH PERFORMANCE INTEGRATED CIRCUITS 07-09-2009
54. 20090172819 Method and Apparatus for Implementing Logic Security Feature for Disabling Integrated Circuit Test Ports Ability to Scanout Data 07-02-2009
55. 20090144452 IMPLEMENTING CONDITIONAL PACKET ALTERATIONS BASED ON TRANSMIT PORT 06-04-2009
56. 20090138832 IMPLEMENTING ENHANCED WIRING CAPABILITY FOR ELECTRONIC LAMINATE PACKAGES 05-28-2009
57. 20090132550 IMPLEMENTING SERVICE REQUESTS FROM A COMMON DATABASE IN A MULTIPLE DHCP SERVER ENVIRONMENT 05-21-2009
58. 20090116298 APPARATUS FOR IMPLEMENTING SRAM CELL WRITE PERFORMANCE EVALUATION 05-07-2009
59. 20090113134 Method and Cache Control Circuit for Replacing Cache Lines Using Alternate PLRU Algorithm and Victim Cache Coherency State 04-30-2009
60. 20090112805 METHOD, SYSTEM, AND COMPUTER PROGRAM PRODUCT FOR IMPLEMENTING SEARCH QUERY PRIVACY 04-30-2009
61. 20090109611 METHOD AND COMPUTER SYSTEM WITH ANTI-TAMPER CAPABILITY AND THERMAL PACKAGING STRUCTURE FOR IMPLEMENTING ENHANCED HEAT REMOVAL FROM PROCESSOR CIRCUITRY 04-30-2009
62. 20090105999 METHOD, APPARATUS, AND COMPUTER PROGRAM PRODUCT FOR IMPLEMENTING IMPORTATION AND CONVERGING SYSTEM DEFINITIONS DURING PLANNING PHASE FOR LOGICAL PARTITION (LPAR) SYSTEMS 04-23-2009
63. 20090078918 Methods and Structures With Fire Retardant Spheres for Implementing Enhanced Fire Protection 03-26-2009
64. 20090063912 Method and Apparatus for Implementing SRAM Cell Write Performance Evaluation 03-05-2009
65. 20090059697 METHOD AND APPARATUS FOR IMPLEMENTING SRAM CELL WRITE PERFORMANCE EVALUATION 03-05-2009
66. 20090046813 Method and Data Receiver Apparatus for Implementing Memory Read Data Eye Stretcher 02-19-2009
67. 20090046812 Method and Data Receiver Apparatus for Implementing Memory Read Data Eye Stretcher 02-19-2009
68. 20090027946 METHOD AND APPARATUS FOR IMPLEMENTING ENHANCED SRAM READ PERFORMANCE SORT RING OSCILLATOR (PSRO) 01-29-2009
69. 20090027945 Method and Apparatus for Implementing Enhanced SRAM Read Performance Sort Ring Oscillator (PSRO) 01-29-2009
70. 20080307253 Method and Apparatus for Implementing Redundant Memory Access Using Multiple Controllers on the Same Bank of Memory 12-11-2008
71. 20080307252 Method and Apparatus for Implementing Redundant Memory Access Using Multiple Controllers on the Same Bank of Memory 12-11-2008
72. 20080294842 IMPLEMENTING FEEDBACK DIRECTED DEFERRAL OF NONESSENTIAL DASD OPERATIONS 11-27-2008
73. 20080294841 APPARATUS FOR IMPLEMENTING ENHANCED VERTICAL ECC STORAGE IN A DYNAMIC RANDOM ACCESS MEMORY 11-27-2008
74. 20080290903 METHOD AND RADIATION HARDENED PHASE FREQUENCY DETECTOR FOR IMPLEMENTING ENHANCED RADIATION IMMUNITY PERFORMANCE 11-27-2008
75. 20080285551 Method, Apparatus, and Computer Program Product for Implementing Bandwidth Capping at Logical Port Level for Shared Ethernet Port 11-20-2008
76. 20080273406 ENHANCED SRAM REDUNDANCY CIRCUIT FOR REDUCING WIRING AND REQUIRED NUMBER OF REDUNDANT ELEMENTS 11-06-2008
77. 20080273402 APPARATUS FOR IMPLEMENTING DOMINO SRAM LEAKAGE CURRENT REDUCTION 11-06-2008
78. 20080271054 Computer System, Computer Program Product, and Method for Implementing Dynamic Physical Memory Reallocation 10-30-2008
79. 20080270968 APPARATUS, AND COMPUTER PROGRAM PRODUCT FOR IMPLEMENTING VERTICALLY COUPLED NOISE CONTROL THROUGH A MESH PLANE IN AN ELECTRONIC PACKAGE DESIGN 10-30-2008
80. 20080270870 Memory Controller and Method for Implementing Minimized Latency and Maximized Reliability When Data Traverses Multiple Buses 10-30-2008
81. 20080270100 Method, Apparatus, and Computer Program Product for Implementing Optimized Channel Routing With Generation of FIR Coefficients 10-30-2008
82. 20080266736 Method and Apparatus for Implementing APS Voltage Level Activation With Secondary Chip in Stacked-Chip Technology 10-30-2008
83. 20080266735 Method and Apparatus for Implementing APS Voltage Level Activation With Secondary Chip in Stacked-Chip Technology 10-30-2008
84. 20080243743 APPARATUS FOR DYNAMICALLY DETERMINING PRIMARY ADAPTER IN A HETEROGENEOUS N-WAY ADAPTER CONFIGURATION 10-02-2008
85. 20080240320 TRANSMIT CLOCK GENERATOR - includes a first local clock generator and a second local clock generator 10-02-2008
86. 20080239844 IMPLEMENTING CALIBRATION OF DQS SAMPLING DURING SYNCHRONOUS DRAM READS 10-02-2008
87. 20080239841 Implementing Calibration of DQS Sampling During Synchronous DRAM Reads 10-02-2008
88. 20080236883 STRUCTURES FOR IMPLEMENTING EMI SHIELDING FOR RIGID CARDS AND FLEXIBLE CIRCUITS 10-02-2008
89. 20080235789 METHOD, SYSTEM, AND COMPUTER PROGRAM PRODUCT FOR IMPLEMENTING REGISTRATION AND CONFLICT RESOLUTION OF WEB APPLICATION KEYBOARD SHORTCUTS 09-25-2008
90. 20080232152 Method and Structure for Implementing a Reprogrammable ROM 09-25-2008
91. 20080232150 Method and Structure for Implementing a Reprogrammable ROM 09-25-2008
92. 20080230259 Method and Structure for Implementing Control of Mechanical Flexibility With Variable Pitch Meshed Reference Planes Yielding Nearly Constant Signal Impedance 09-25-2008
93. 20080227425 APPARATUS FOR IMPLEMENTING ENHANCED HAND SHAKE PROTOCOL IN MICROELECTRONIC COMMUNICATION SYSTEMS 09-18-2008
94. 20080222489 APPARATUS FOR IMPLEMENTING PROCESSOR BUS SPECULATIVE DATA COMPLETION 09-11-2008
95. 20080222469 Method and Dual Interlocked Storage Cell Latch for Implementing Enhanced Testability 09-11-2008
96. 20080222468 Method and Dual Interlocked Storage Cell Latch for Implementing Enhanced Testability 09-11-2008
97. 20080222322 Structure for an Apparatus Configured to Implement Commands in Input/Output (IO) Hub 09-11-2008
98. 20080208541 Method and Enhanced Phase Locked Loop Circuits for Implementing Effective Testing 08-28-2008
99. 20080204154 Method and Enhanced Phase Locked Loop Circuits for Implementing Effective Testing 08-28-2008
100. 20080201615 APPARATUS AND COMPUTER PROGRAM PRODUCT FOR IMPLEMENTING ATOMIC DATA TRACING 08-21-2008
101. 20080198853 APPARATUS FOR IMPLEMENTING ACTIONS BASED ON PACKET CLASSIFICATION AND LOOKUP RESULTS 08-21-2008