Article Abstract:
A distributed framework for logic simulation is presented. Switch-level simulation has been mapped to a distributed platform using a network of workstations on an Ethernet bus. Model parallelism is used with preprocessing to partition the circuit to be simulated among the processors. The simulation algorithm is decoupled from the communication layers to ensure easy portability. We have proposed a high level pipelining scheme with multiple buffers to overcome the effects of a low bandwidth network. Speedups of up to 4.1 with 5 processors have been obtained for medium sized ISCAS benchmark circuits. The speedups achieved using distributed simulation are very close to that obtained by the same switch-level simulator implemented on a shared memory parallel machine. Novel techniques to improve the performance of distributed simulation have also been implemented on a shared memory parallel machine. (Reprinted by permission of the publisher.)
User Contributions:
Comment about this article or add new information about this topic:
Article Abstract:
Accurate circuit modeling and simulation of Silicon-on-Insulator (SOI) enhancement and depletion Junction Field-Effect transistors (JFETs) is presented. The nonuniformity in FET device parameters along the channel depth (due to fabrication processes), is taken into account. This is typical in SOI and other thin-film structures. Since SOI fabrication processes parameters are represented, in our model, by a closed form mobility variation, improved model accuracy is guaranteed. Simulation results are found to be within less than 3% of actual measurements. Small-signal circuit-model parameters are determined for SOI FJETs and then evaluated for further logic applications. Inverters with a channel Enhancement-JFET (E-JFET) drivers and n-channel depletion-JFET loads (E/D inverters) are also considered with different supply voltage values, device parameters and digital applications. (Reprinted by permission of the publisher.)
User Contributions:
Comment about this article or add new information about this topic:
Article Abstract:
This paper describes RSIM, a circuit simulation tool for the analysis and design of power supply routing in VLSI digital circuits. A review of existing VLSI solution techniques is made to show the development of RSIM. The program simulates the distributed power supply voltages and currents, and the resulting noise margins and operational reliability environments. The input structure of RSIM allows for easy entry of circuit design and facilitates parameter changes. Examples show a speed improvement of more than 500% over that of the widely used SPICE program. RSIM can handle much larger circuits than SPICE. RSIM output has proven to give accurate results in the analysis of power supply noise margins in large circuits. (Reprinted by permission of the publisher.)
User Contributions:
Comment about this article or add new information about this topic: